BULGARIAN ACADEMY OF SCIENCES

CYBERNETICS AND INFORMATION TECHNOLOGIES • Volume **20**, No 5 Special issue on Innovations in Intelligent Systems and Applications Sofia • 2020 Print ISSN: 1311-9702; Online ISSN: 1314-4081 DOI: 10.2478/cait-2020-0041

Second Generation Current Conveyor Based Floating Fractional Order Memristance Simulator and a New Dynamical System

Zehra Gülru Çam Taşkıran, Murat Taşkıran

Yildiz Technical University, Electronics and Communications Department, 34220, Istanbul, Turkey E-mails: zgcam@yildiz.edu.tr mrttskrn@yildiz.edu.tr

Abstract: In recent years, due to its non-volatile memory, non-locality, and weak singularity features, fractional calculations have begun to take place frequently in artificial neural network implementations and learning algorithms. Therefore, there is a need for circuit element implementations providing fractional function behaviors for the physical realization of these neural networks. In this study, a previously defined integer order memristor element equation is changed and a fractional order memristor is given in a similar structure. By using the obtained mathematical equation, frequency-dependent pinched hysteresis loops are obtained. A memristance simulator circuit that provides the proposed mathematical relationship is proposed. Spice simulations of the circuit are run and it is seen that they are in good agreement with the theory. Also, the non-volatility feature has been demonstrated with Spice simulations. The proposed circuit can be realized by using the integrated circuit elements available on the market. With a small connection change, the proposed structure can be used to produce both positive and negative memristance values.

Keywords: Memristor, Memristance Simulator, Fractional Order, Circuit Implementation, ANN Realization, ANN Hardware.

1. Introduction

Memristor is a two-terminal passive circuit element, which provides a non-linear relationship between charge and flux [1]. HP's announcement that the memristor element was physically accomplished [2] has led researchers to focus on work on the potential uses of the memristor. As a result of the researchers' study, new studies have emerged in application areas such as Analog circuit designs [3], chaotic circuits [4], sensors [5], memory devices [6] and synapse realization [7-8]. Memristor emulator circuits mostly used in artificial neural network realization because of highly similar characteristic behaviour of biologic synapses [9].

New research has shown that fractional order calculus is an effective and very useful tool, such as integer order calculus, for the design of efficient learning algorithms [10, 11]. As an example from the studies in the literature, the fractional calculus-based Hopfield Neural Networks was proposed in 2009 by B o r o o m a n d and Menhaj [12]. In this study, instead of the current of the capacitor element in the dynamic neuron of the Hopfield model, a current proportional to the fractional order derivative of the element voltage is explained. A new fractional adaptive learning approach, called the fractional steepest descent, was proposed in 2015 by Pu et al. [13]. In this study, the learning conditions, stability, and convergence of the new approach are examined in detail. In 2017 in the study of W ang et al. [14], the fractional gradient descent method was proposed for the backpropagation training of neural networks. In particular, the Caputo derivative is used to evaluate the fractional order gradient of the error, which is defined as the traditional quadratic energy function. The monotonicity and convergence of the approach have been studied in detail. In order to examine the performance of the proposed method, two simulations have been implemented for four different datasets. Recently, as the areas where Fractional order methods are used have started to expand, Fractional order methods have been frequently found in application areas such as signal processing [15] and image processing [16]. The fact that the fractional order capacitor element, called fractal, is used in many applications in the literature, is considered to be an indication that fractional memcapacitor will be an element used in many application areas in the future. There are various mutator circuits used in the literature to convert the fractional order memristor element into fractional order memcapacitor or meminductor [17-18].

According to studies in the literature, fractional order memristor is not only used in learning algorithms, but is also widely used in the creation of Fractional Order Neural Networks (FONN). The most common use of fractional order elements in FONN applications is the replacement of capacities in the integer order neural network circuit with fractional order capacitors [19]. In the study conducted by Arena, Fortuna, and Porto [20], a new network structure has been created by replacing the cells in the first layer in the Cellular Neural Network structure with fractional order cells and this network structure was used as a chaos generator. Inclusion of fractional cells in the network with appropriate joining parameters allows chaos to start in a simple two-cell system. The studies on FONNs are focused on their dynamic analysis and synchronization [21]. Another research topic in the literature is the extraction of mathematical proof of limit cycle, chaotic phenomenon formation, and investigation of complex dynamics [22-23]. In addition to these studies, many FONN structures using fractional order memristor element have been proposed [21-24]. This is because FONNs give much more effective results than integer order models in applications such as parameter estimates. The reason for this is that these structures are characterized by infinite memory.

In this study, a detailed analysis of a simulator circuit designed to implement a previously proposed fractional order memristance equation is given [25]. Thanks to the low cost fractional order memristance simulator circuit created, it will be possible to realize theoretical learning methods, neural network structures, and signal processing algorithms physically.

2. Integer order memristance simulator



Fig. 1. Integer order memristance simulator circuit

In this study, a previously defined integer order memristance simulator circuit is taken as starting point [26]. The block-diagram of the reference circuit generated by using Current Conveyors II-generation positive type (CCII+) and Analog Multiplier (AM) is given in Fig. 1. The defining equations of CCII+ are $i_x(t) = 0$, $i_z(t) = i_y(t)$ and $v_x(t) = v_y(t)$. The defining equation of AM is $v_m(t) = kv_x(t)v_y(t)$, where k is a coefficient in V⁻¹ unit. When this circuit is analysed by using the defining equations of CCII+ and AM, the memristance function is obtained in the equation

(1)
$$M(t) = \frac{v(t)}{i(t)} = \pm \frac{R_1^2 R_2 C}{k \varphi(t) R},$$

where $\varphi(t)$ is the flux on the memristor element.

The characteristic fingerprint of a memristor element is defined as follows:

1. When driven by a bipolar periodic signal, the voltage-current plane must exhibit a pinched hysteresis loop;

2. From a certain critical frequency, as the frequency of the applied signal increases, the hysteresis lobe decreases, and

3. When the frequency goes to infinity, the resulting hysteresis loop should turn into a single-valued function [27].

If the values in Table 1 are selected as the element values used in the circuit, when the sinusoidal signals at 500 Hz, 1 kHz and 5 kHz frequencies and 1 V amplitude are applied to this simulator circuit, the characteristic hysteresis curves as in Fig. 2 are obtained. It is seen that these curves provide all three characteristic fingerprints of the memristor element.

Table 1. Circuit parameters used in Fig.2 integer order memristance simulator circuit

Element	R_1	R_2	R	С	k
Value	47 kΩ	10 kΩ	194 kΩ	100 nF	0.1 V ⁻¹



Fig. 2. Characteristic v-i hysteresis loops of integer order memristance simulator circuit

The aim of the study is to design a memristance value in fractional order, maintaining the basic form of this integer order simulator circuit.

3. Fractional order memristance equation

The flux $\varphi(t)$ is the first order time integral of the element voltage v(t). The Laplace transform of this integral operator is

(2)
$$\Phi(s) = \frac{V(s)}{s}$$

If it is desired to obtain a fractional order derivative, as seen in the next equation, α power of the denominator of the relation (2) is used:

(3)
$$\Phi_f(s) = \frac{V(s)}{s^{\alpha}},$$

where, α is the fractional order.

Considering the first order memristance equation in (1), it is seen that the memristance is inversely proportional to the first order flux $\varphi(t)$. All parameters except flux are constant coefficients, therefore (1) can be considered as $M(t)=K/\varphi(t)$. Since it is desired to obtain a fractional order memristance equation in the same form, the aim in this study is to obtain a memristance equation as $M_f(t)=K/\varphi_f(t)$ that is inversely proportional to fractional order flux and to realize this magnitude. The mathematically obtained pinched hysteresis loops are given in Fig. 3, with the input frequencies 100 Hz, 250 Hz and 500 Hz, for changing values of α . As seen in Fig 3, the mathematically obtained hysteresis loops using this relationship provide the fingerprints of the memristor element.



Fig. 3. Mathematically obtained characteristic pinched v-*i* hysteresis loops of fractional order memristor for changing α values

4. Fractional Order Memristance Simulator Circuit

In the circuit in Fig 1, a capacitor element is used to produce the first order flux. In order to obtain the fractional order flux with the same structure, it is necessary to add a Fractional Order Integrator (FOI) to the circuit. For Laplace transform of the FOI, first order approximation can be used:

(4a)
$$\frac{1}{s^{\alpha}} \approx \frac{Bs+1}{B+s},$$

(4b)
$$B = \frac{1-\alpha}{1+\alpha}, \text{ when } 0 < \alpha < 1.$$

A FOI circuit realizes the first order approximation given in Fig. 4 [28]. Here, μ is amplitude scaling coefficient.

AD844 integrated circuit can be used as CCII+ by leaving the w terminal open circuit. In this way, 2 types of active elements are used in the proposed circuit; AD844

CFOA integrated circuit and AD633 analog multiplier element. Thus the proposed fractional order memristance simulator circuit is obtained as in Fig 5.



Fig. 5. Proposed fractional order memristance simulator circuit

With a small connection change, the direction of the current flowing through the element in the circuit is changed, and the memristance value produced by the proposed circuit can be positive or negative. The value of the memristor element which is the fourth basic circuit element defined by Chua, will always be positive, but negative memristance can also be used for some applications, similar to negative resistance. The memristance equation for positive and negative memristance simulator circuits in Fig. 5 is

(5)
$$M_f(t) = \pm \frac{R_1^2 R_2}{k \varphi(t) R_3 R_4}.$$

As can be seen (5) has the same structure as (1). The memristance and the flux are inversely proportional to each other. In other words, mathematical hysteresis curves in Fig. 3 can be obtained by using this circuit.

In order to verify the operation of the proposed circuit, it has been simulated using the SPICE macro models of the used active elements. Supply voltages are used ±10 V. The element values used in the simulation are given in Table 2. A frequency scaling coefficient as $k_f = (CR\beta)^{-1}$ is used for the FOI circuits. Obtained simulated pinched hysteresis loops are given in Fig. 6 with the input frequencies 100 Hz, 250 Hz and 500 Hz, for changing values of α . Simulated results are in good agreement with the theoretical results.

Element	R_1	R_2	R_3	R_4	k
Value	47 kΩ	10 kΩ	10 kΩ	194 kΩ	$0.1 \ V^{-1}$
	Element	R_z	C_z	R_x	C_x
At EOL aircouit	Value for $\alpha = 0.3$	100 kΩ	100 nF	54 kΩ	54 nF
At FOI circuit	Value for α =0.5	100 kΩ	100 nF	33 kΩ	33 nF
	Value for $\alpha = 0.8$	100 kΩ	100 nF	12 kΩ	12 nF

Table 2. Circuit parameters used in Fig. 6 proposed fractional order memristance simulator circuit.



Fig. 6. Simulated characteristic pinched *v*-*i* hysteresis loops of fractional order memristor for changing α values

Another important feature of the memristor is the non-volatility feature. To show the non-volatility, square waves with a fixed amplitude of 100 mV, a period of 74

1 ms, and a pulse width of 0.5 ms have been applied to the positive and negative fractional order memristance simulator circuit, and the change of the memristance value has been observed with each pulse. When no voltage is applied to the element, it preserves the last memristance value, and when the voltage is applied again, the flux value starts to increase, the memristance value decreases inversely. The results obtained for the positive and negative simulator circuits are given in Fig. 7.



Fig. 7. Simulated waveforms when a pulse shaped voltage signal is applied to the simulator circuits $(\alpha=0.8)$

5. An application example: simplest chaotic circuit

As shown in Fig. 8, the dynamic behaviour of a 3-element series *C-L-M_f* circuit is examined. Instead of the M_f element, the positive impedance simulator circuit given in Fig. 5a is connected as $\alpha = 0.5$ order.



Fig. 8. Chaotic serial C-L-M_f circuit

While analyzing the circuit, using the integer order approximation of FOI, the ordinary differential equation set of the circuit was obtained as the first order. There are a total of four dynamic elements in the given series circuit, *C*, *L*, *C_x* and *C_z*. State equations of these four dynamic elements are obtained as in the next equations: (6) $\frac{dV_c}{dt} = -\frac{i_L}{dt}$

$$\frac{di_{L}}{dt} = \frac{\frac{di_{L}}{V_{C}}}{\frac{di_{L}}{dt}} = \frac{\frac{k}{V_{C}}}{L} - \frac{R_{1}}{R_{3}.L} \cdot V_{Cx},$$

$$\frac{dV_{C_{x}}}{dt} = \frac{kR_{4}V_{C_{x}}^{2}}{R_{x}[(R_{2} + R_{3}).C_{z}i_{L} - kC_{x}R_{4}V_{C_{x}}]} - \frac{V_{C_{z}}kR_{4}V_{C_{x}}}{R_{z}[(R_{2} + R_{3}).C_{z}i_{L} - kC_{x}R_{4}V_{C_{x}}]} + \frac{(R_{2} + R_{3}).V_{C}C_{z}}{L[(R_{2} + R_{3}).C_{z}i_{L} - kC_{x}R_{4}V_{C_{x}}]} - \frac{(R_{2} + R_{3}).R_{1}V_{C}C_{z}}{R_{3}L[(R_{2} + R_{3}).C_{z}i_{L} - kC_{x}R_{4}V_{C_{x}}]},$$

$$\frac{dV_{C_{z}}}{dt} = \frac{V_{C_{x}}}{R_{x}C_{z}} - \frac{V_{C_{z}}}{R_{z}C_{z}} + \frac{C_{x}}{C_{z}} \cdot \frac{dV_{C_{x}}}{dt}.$$

The first equation, the derivative of *C* capacitor voltage is obtained from the current equation $i_C+i_L=0$. The second equation, the derivative of *L* inductance current is obtained from the voltage equation, $-v_C+v_L+v_{M_f}=0$. The third and fourth equations are represent the fractional memristor element. They are derived from two equation. One of them is the $i_L+i_{M_f}=0$, when $i_{M_f}=kv_{C_x}v_{C_z}R_4/R_2R_3$. The other comes from the FOI circuit, $i_z=i_x$.

The bifurcation diagram of the proposed equation set is given in Fig. 9.



Fig. 9. Bifurcation diagram when L changes in a range of [27-39 mH]

When this equation set is solved for 7 ms with the initial conditions [0.4 0.14 0.7 0], obtained phase portraits are given in Fig.10. This element creates new attractors with a simple serial circuit.



(c) $v_C - v_{C_z}$ Fig. 10. Mathematically obtained phase portraits

77

6. Conclusion

In this article, a new fractional-order memristance equation is derived and the mathematically obtained characteristic pinched *i*-*v* hysteresis loops are verified by SPICE simulations. An analog circuit is designed by using the commercially available integrated circuits and passive elements to physically perform this memristance equation. The designed circuit has floating structure. Both positive and negative memristance equations can be obtained with a small connection change in the circuit. A simple dynamic circuit example is given to show the behaviour of the proposed circuit. A new dynamic system that creates new attractors is examined mathematically.

One of the shortcomings in the literature is that not enough studies have been carried out on fractional order memristors. Emulator circuit studies are of great importance for the investigation of potential application areas of the memristor element since the solid-state fractional memristor has not been produced yet and the researchers have had insufficient studies on the implementation of fractional order memristor with arbitrary-order lattices, capacitors, memristors and inductors [29-30]. When one of the few studies on the fractional order memristor emulator in the literature is examined, the circuit proposed by Sanchez-Lopez and colleagues has no superiority over the proposed circuit in terms of the number of elements [28]. The fracmemristance equation in this study is similar to the integer order memristance relation described by HP which includes a constant and a flux-dependent term [31]. The simulator in the proposed study contains only a single term inversely proportional to the fractional order flux variable. Since it is suitable for positive or negative realization, it can be used to emulate an increasing or decreasing structure of fracmemistor with a resistance connected in series to the simulator. While investigating the use of the memristor element in hardware implementation of FONNs and performing fractional operations in learning algorithm circuits, it is thought that the proposed simulator circuit can be used.

References

- 1. Chua, L. Memristor the Missing Circuit Element. IEEE Transactions on Circuit Theory, Vol. **15**, 1971, No 5, pp. 507-519.
- Strukov, D. B., G. S. Snider, D. R. Stewart, R. S. Williams. The Missing Memristor Found. – Nature, Vol. 453, 2008, No 719, pp. 80-83.
- 3. S h i n, S., K. K i m, S. M. K a n g. Memristor Applications for Programmable Analog ICs. IEEE Transactions on Nanotechnology, Vol. 10, 2011, No 2, pp. 266-274.
- M u t h u s w a m y, B. Implementing Memristor Based Chaotic Circuits. International Journal of Bifurcation and Chaos, Vol. 20, 2010, No 5, pp. 1335-1350.
- Sacchetto, D., M. A. Doucey, G. de Micheli, Y. Leblebici, S. Carrara. New Insight on Bio-Sensing by Nano-Fabricated Memristors. – BioNanoScience, Vol. 1, 2011, No 1-2, pp. 1-3.
- H o, Y., G. M. H u a n g, P. L i. Non-Volatile Memristor Memory: Device Characteristics and Design Implications. – In: Proc. of 2009 International Conference on Computer-Aided Design, 2011, pp. 485-490.

- A d h i k a r i, S. P., C. Y a n g, H. K i m, L. O. C h u a. Memristor Bridge Synapse Based Neural Network and Its Learning. – IEEE Transactions on Neural Networks and Learning Systems, Vol. 23, 2012, No 9, pp. 1426-1435.
- A f i f i, A., A. A y a t o l l a h i, F. R a i s s i. Implementation of Biologically Plausible Spiking Neural Network Models on the Memristor Crossbar-Based CMOS/Nano Circuits. – In: Proc. of 2009 European Conference on Circuit Theory and Design, 2009, pp. 563-566.
- Jo, S. H., T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, W. Lu. Nanoscale Memristor Device as Synapse in Neuromorphic Systems. – Nanoletters, Vol. 10, 2010, No 4, pp. 1297-1301.
- 10. B a o, C., Y. P u, Y. Z h a n g. Fractional-Order Deep Backpropagation Neural Network. Computational Intelligence and Neuroscience, Vol. 2018, 2018.
- Khan, S., J. Ahmad, I. Naseem, M. Moinuddin. A Novel Fraction Gradient-Based Learning Algorithm for Recurrent Neural Networks – Circuits, Systems, and Signal Processing, Vol. 37, 2018, No 2, pp. 593-612.
- B o r o o m a n d, A., M. B. M e n h a j. Fractional-Order Hopfield Neural Networks. In: Advances in Neuro-Information Processing. Vol. 5506. 2009, pp. 883-890.
- 13. Pu, Y.-F., J.-L. Zhou, Y. Zhang, N. Zhang, G. Huang, P. Siarry. Fractional Extreme Value Adaptive Training Method: Fractional Steepest Descent Approach – IEEE Transactions on Neural Networks and Learning Systems, Vol. 26, 2015, No 4, pp. 653-662.
- 14. W a n g, J., Y. W e n., Y. G o u, Z. Y e, H. C h e n. Fractional-Order Gradient Descent Learning of BP Neural Networks with Caputo Derivative. – Neural Networks, Vol. 89, 2017, pp. 19-30.
- Almeida, L. B. Fractional Fourier Transform and Time-Frequency Representations. IEEE Transactions on Signal Processing, Vol. 42, 1994, No 2, pp. 3084-3091.
- 16. P u, Y.-F., N. Z h a n g, Y. Z h a n g, J.-L. Z h o u. A Texture Image Denoising Approach Based on Fractional Developmental Mathematics. – Pattern Analysis and Applications, Vol. 19, 2016, No 2, pp. 427-445.
- 17. Biolek, D., V. Biolkova. Mutator for Transforming Memristor into Memcapacitor. Electronics Letters, Vol. **46**, 2010, No 21, pp. 1428-1429.
- 18. K h a l i l, N. A., L. A. S a i d, A. G. R a d w a n, A. M. S o l i m a n. General Fractional Order Mem-Elements Mutators. – Microelectronics Journal, Vol. 90, 2019, pp. 211-221.
- 19. K a s l i k, E., S. S i v a s u n d a r a m. Nonlinear Dynamics and Chaos in Fractional-Order Neural Networks. Neural Networks, Vol. **32**, 2012, pp. 245-256.
- 20. Arena, P., L. Fortuna, D. Porto. Chaotic Behavior in Noninteger-Order Cellular Neural Networks. Physical Review E, Vol. **61**, 2000, No 1, p. 776.
- 21. Song, S., X. Song, I. T. Balsera. Mixed H and Passive Projective Synchronization for Fractional-Order Memristor-Based Neural Networks with Time Delays via Adaptive Sliding Mode Control. – Modern Physics Letters B., Vol. 31, 2017, No 14.
- 22. H u a n g, X., Z. Z h a o, Z. W a n, Y. L i. Chaos and Hyperchaos in Fractional Order Cellular Neural Networks. – Neurocomputing, Vol. 94, 2012, pp. 13-21.
- 23. K a s l i k, E., S. S i v a s u n d a r a m. Nonlinear Dynamics and Chaos in Fractional-Order Neural Networks. Neural Networks, Vol. **32**, 2012, pp. 245-256.
- 24. B a o, B. H., J. D. C a o. Projective Synchronization of Fractional-Order Memristor-Based Neural Networks. – Neural Networks, Vol. 63, 2015, pp. 1-9.
- 25. T a s k i r a n, Z. G. C., M. T a s k i r a n. A New Fractional Order Memristance Simulator Circuit Design. – In: Proc. of IEEE International Symposium on INnovations in Intelligent SysTems and Applications (INISTA'19), 2019, pp. 1-5.
- 26. C a m, Z. G., H. S e d e f. A New Floating Memristance Simulator Circuit Based on Second Generation Current Conveyor. – Journal of Circuits, Systems and Computers, Vol. 26, 2017, No 2.
- 27. A d h i k a r i, S. P., M. P. S a h, H. K i m, L. O. C h u a. Three Fingerprints of Memristor IEEE Transactions on Circuits and Systems I Regular Papers, Vol. 60, 2013, No 11, pp. 3008-3021.
- 28. Sanchez-Lopez, C., V. H. Carbajal-Gomez, M. A. Carrasco-Aguilar, I. Carro-Perez. Fractional-Order Memristor Emulator Circuits. Complexity, 2018.
- 29. Pu, Y. F., X. Yuan, B. Yu. Analog Circuit Implementation of Fractional Order Memristor: Arbitrary-Order Lattice Scaling Fracmemristor. – IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, 2018, No 9, pp. 2903-2916.

- 30. Pu, Y. F., X. Yuan. Fracmemristor: Fractional-Order Memristor. IEEE Access, Vol. 4, 2016,
- pp. 1872-1888.
 31. W i l l i a m s, R. S. How We Found the Missing Memristor. In: Chaos, CNN, Memristors and Beyond: A Festschrift for Leon Chua with DVD-ROM, Composed by Eleonora Bilotta, 2013, pp. 483-489.

Received: 10.03.2020; Second Version: 05.05.2020; Accepted: 08.05.2020